



*Using the new TLM-2.0 Standard  
for the Creation of Virtual Platforms for ESL Design*

Dr. Tim Kogel

Office of the CTO  
CoWare, Inc.


1




## Overview

- **MP-SoC Trends and Challenges**
  
- **ESL Design Solutions**
  - Design Tasks and Requirements
  - Enabling technologies

2

# Design Trends



-  **Device convergence**
-  **Wireless connectivity anytime, anywhere**
-  **High definition Imaging anywhere**

**HW Centric**  
 Local memory subsystem  
 Local, shared bus  
 Single processor  
 Single SW stack



**SW and HW Centric**  
 Complex memory hierarchy  
 Intelligent interconnect (NoC)  
 Multiple processor  
 Multiple, dependent SW stacks

# Transition from ASIC to MPSoC

**SW Driven Design**

- Exploding SW content?
- Higher clock frequency?
- Increased memory?




**Complex ASIC**


- High Definition
- Convergence
- Wireless Everywhere



**Multi Core SoC**




- Portable devices?



# Design Challenges


- 24% of projects canceled due to schedule slip
- 54% of SW designs completed **behind schedule**
- 33% of devices **miss functionality/performance**
- 80% of effort to correct **errors discovered late**

Engineering Tasks Believed To Be the Cause of Schedule Delay on the Current Project




**Top issues**  
**Architecture**  
**Software**  
**Integration**

# MP-SoC Design Flow Challenges



# Solution: ESL Design




7

## Overview


- MP-SoC Trends and Challenges
- **ESL Design Solutions**
  - Design Tasks and Requirements
  - Enabling technologies

8


# Need virtual platforms for ...



# Software Application Development




# Software Performance Analysis



## Requirements

- Sufficient simulation speed (1-10% real-time)
- Functional completeness and register accuracy
- Timing accuracy: 80% (interval: ~100k cycles)
- Hardware and software performance analysis views
- External connectivity

SystemC Virtual Platform



**CoWare**  
The ESL Design Leader

11


# Architecture Analysis

- Workload modeling options:
  - Trace-driven File Reader Bus Master
  - Task-graph driven Virtual Processing Unit

## Requirements

- Sufficient simulation speed (100-1000 x RTL)
- Cycle-accurate models of critical components
  - Interconnect, memory subsystem
- Same level of configurability as real IP
- Timing accuracy: 95% (interval: 1-10 cycles)
- Hardware performance analysis views


SystemC Virtual Platform



**CoWare**  
The ESL Design Leader

12


# Example: Performance Validation



## Requirements

- Sufficient simulation speed (50-500 x RTL)
- Cycle-accurate models of critical components
  - Processor, interconnect, memory subsystem
- Functional completeness and register accuracy
- Timing accuracy: 95% (interval: 1-10 cycles)
- Hardware and software performance analysis views

SystemC Virtual Platform



13

**CoWare**  
The ESL Design Leader

## Overview

- MP-SoC Trends and Challenges
- ESL Design Solutions
  - Design Tasks and Requirements
  - **Enabling technologies**

14

**CoWare**  
The ESL Design Leader

# Outline

- **TLM-2.0 Standard Overview**
  - Concepts and APIs
  - The Loosely Timed Modeling Style
  - The Approximately Timed Modeling Style
- **Effective Creation of TLM-2.0 Peripheral Models**
- **Creating TLM-2.0 based Virtual Platforms**

15



# OSCI TLM WG



Source: OSCI SystemC Community Update, DATE 2007

- **120 individuals from 27 organizations**
- **~20 individuals from ~17 organizations participate regularly in weekly 2-hour teleconference**

16





# TLM-2.0 Overview

## TLM Use-Cases

SW Application  
Development

SW Performance  
Analysis

Architecture  
Analysis

Performance  
Validation

## TLM-2.0 Modeling Styles

Loosely-timed

Single-phase, blocking API

Multi-phase, non-blocking API

Approximately-timed

Blocking  
interface

DMI

Quantum

Sockets

Generic  
payload

Extensions

Phases

Non-blocking  
interface

## TLM-2.0 Mechanisms



17

# Generic Payload

## ■ Typical set of memory mapped bus attributes

command	: enum,	READ, WRITE, IGNORE
address	: uint64,	byte address
data	: unsigned char*,	pointer to storage
length	: unsigned int,	number of bytes in the data array
byte_enable	: unsigned char*,	species sub-word accesses
byte_enable_length	: unsigned int,	number of elements in byte_enable
streaming_width	: unsigned int,	defines a streaming burst
response_status	: enum,	INCOMPLETE, OK, ERROR-code

## ■ Extension mechanism

- Array of pointers to user defined payload extensions
- Defines rules for ignorable and mandatory extensions

## ■ Memory Management

- Reference counting mechanism
- Mandatory for AT, optional for LT

## ■ Helper functions for endianness conversion



18

# TLM-2.0 Overview

## TLM Use-Cases

SW Application Development

SW Performance Analysis

Architecture Analysis

Performance Validation

## TLM-2.0 Modeling Styles

Loosely-timed

Single-phase, blocking API

Multi-phase, non-blocking API

Approximately-timed

Blocking interface

DMI

Quantum

Sockets

Generic payload

Extensions

Phases


Non-blocking interface

## TLM-2.0 Mechanisms



19

# Blocking Transport




```

tlm_blocking_transport_if {
    void b_transport ( TRANS& trans ,
                    sc_core::sc_time& t );
};
  
```

**Simple API, support for timing annotation, addressing all SW related ESL Design tasks**


20

# Blocking Transport



Initiator is blocked until return from `b_transport`


# Loosely-timed with Timing Annotation




Transaction completed immediately with timing annotation

# Temporal Decoupling

## Clock-driven Modeling Style




## Loosely Timed Modeling Style



23



# The Time Quantum





Initiator waits when local time exceeds the quantum

24




# "Synchronization on Demand"



25




# Temporal Decoupling with Synchronization



26




# Direct Memory Interface



27

# Debug Transport



28

# TLM-2.0 Overview

## TLM Use-Cases

SW Application Development

SW Performance Analysis

Architecture Analysis

Performance Validation

## TLM-2.0 Modeling Styles

Loosely-timed

Single-phase, blocking API

Multi-phase, non-blocking API

Approximately-timed

Blocking interface

DMI

Quantum

Sockets

Generic payload

Extensions

Phases


Non-blocking interface

## TLM-2.0 Mechanisms

**CoWare**  
The ESL Design Leader

29

# Non-Blocking Transport



```
template < typename TRANS = tlm_generic_payload,
           typename PHASE = tlm_phase >


class tlm_fw_nonblocking_transport_if : public virtual sc_core::sc_interface {
public:
    virtual tlm_sync_enum nb_transport( TRANS& trans,
                                       PHASE& phase,
                                       sc_core::sc_time& t ) = 0;
};
```

**CoWare**  
The ESL Design Leader

30

# Approximately-timed Timing Parameters

## TLM 2.0 Base Protocol




*BEGIN\_REQ must wait for previous END\_REQ, BEGIN\_RESP for END\_RESP*

31



# Mapping AT to Real Bus Protocols

## ■ Timing of the AHB Initiator Protocol



32






# What are the Limitations?

- **Goal of Base Protocol:**
  - Mimic performance of real IP with generic AT models
  - Bridge TLM-2.0 with protocol-specific CA models
- **Limitations:**
  - Base Protocol does not represent the specifics of all protocols
  - E.g. no out-of-order transactions, no interleaving of bursts
- **Strategy for refinement**
  - Use TLM-2.0 extension mechanism for payload and phases to enhance accuracy
  - Owners of standard protocols (ARM, OCP-IP) are expected to define protocol specific TLM-2.0 extension kits

33

**CoWare**  
The ESL Design Leader


## TLM-2.0 Standard Sockets



34


**CoWare**  
The ESL Design Leader

# "Simple" TLM-2.0 Utility Sockets



35

# TLM-2.0 Model Interoperability



36

# Outline

- TLM-2.0 Standard Overview
- **Effective Creation of TLM-2.0 Peripheral Models**
  - ... using the CoWare SystemC Modeling Library
- Creating TLM-2.0 based Virtual Platforms

37



## CoWare's SCML Methodology


<b>Bus interface</b> <i>(re-target communication to protocol)</i>	<b>Register interface</b> <i>(re-target algorithm to platform)</i>	<b>Behavior</b> <i>(re-usable algorithm)</i>																																																																													
<b>OCP, AMBA, CoreConnect, ...</b>	<b>Address, access size, burst, ... Read/write ahead buffer, ...</b>	<b>Algorithm, Timer, DMA, ...</b>																																																																													
	<table border="1"> <thead> <tr> <th>CAU map</th> <th>Connector board</th> </tr> </thead> <tbody> <tr><td>0000 0000</td><td>Local bus (external)</td><td>EPROM</td></tr> <tr><td>0000 00FF</td><td></td><td></td></tr> <tr><td>0000 1000</td><td></td><td></td></tr> <tr><td>0000 1FFF</td><td></td><td></td></tr> <tr><td>0002 0000</td><td></td><td>Connector Group A</td></tr> <tr><td>0002 00FF</td><td></td><td></td></tr> <tr><td>000F FFFF</td><td></td><td></td></tr> <tr><td>0010 0000</td><td>Peripherals (internal)</td><td>Internal memory and control</td></tr> <tr><td>0010 00FF</td><td></td><td></td></tr> <tr><td>0010 0100</td><td>Reserved</td><td></td></tr> <tr><td>001F FFFF</td><td></td><td></td></tr> <tr><td>0020 0000</td><td>Reserved</td><td></td></tr> <tr><td>002F F7FF</td><td></td><td></td></tr> <tr><td>002F F800</td><td>RAM (bank 0 (internal)</td><td></td></tr> <tr><td>002F FBFF</td><td></td><td></td></tr> <tr><td>002F FC00</td><td>RAM (bank 1 (internal)</td><td></td></tr> <tr><td>002F FFFF</td><td></td><td></td></tr> <tr><td>0030 0000</td><td>Local memory</td><td></td></tr> <tr><td>0030 00FF</td><td></td><td></td></tr> <tr><td>7FFF FFFF</td><td></td><td></td></tr> <tr><td>8000 0000</td><td>Global memory</td><td>I/O RAM</td></tr> <tr><td>8003 FFFF</td><td></td><td></td></tr> <tr><td>8004 0000</td><td></td><td>Connector group B</td></tr> <tr><td>8004 00FF</td><td></td><td></td></tr> <tr><td>FFFF FFFF</td><td></td><td></td></tr> </tbody> </table>	CAU map	Connector board	0000 0000	Local bus (external)	EPROM	0000 00FF			0000 1000			0000 1FFF			0002 0000		Connector Group A	0002 00FF			000F FFFF			0010 0000	Peripherals (internal)	Internal memory and control	0010 00FF			0010 0100	Reserved		001F FFFF			0020 0000	Reserved		002F F7FF			002F F800	RAM (bank 0 (internal)		002F FBFF			002F FC00	RAM (bank 1 (internal)		002F FFFF			0030 0000	Local memory		0030 00FF			7FFF FFFF			8000 0000	Global memory	I/O RAM	8003 FFFF			8004 0000		Connector group B	8004 00FF			FFFF FFFF			
CAU map	Connector board																																																																														
0000 0000	Local bus (external)	EPROM																																																																													
0000 00FF																																																																															
0000 1000																																																																															
0000 1FFF																																																																															
0002 0000		Connector Group A																																																																													
0002 00FF																																																																															
000F FFFF																																																																															
0010 0000	Peripherals (internal)	Internal memory and control																																																																													
0010 00FF																																																																															
0010 0100	Reserved																																																																														
001F FFFF																																																																															
0020 0000	Reserved																																																																														
002F F7FF																																																																															
002F F800	RAM (bank 0 (internal)																																																																														
002F FBFF																																																																															
002F FC00	RAM (bank 1 (internal)																																																																														
002F FFFF																																																																															
0030 0000	Local memory																																																																														
0030 00FF																																																																															
7FFF FFFF																																																																															
8000 0000	Global memory	I/O RAM																																																																													
8003 FFFF																																																																															
8004 0000		Connector group B																																																																													
8004 00FF																																																																															
FFFF FFFF																																																																															

**Maximize code reuse through orthogonalization**




38


# SCML Memory



# SCML Memory



# Re-using TLM Peripheral Models



- TLM2.0 is coding style and abstraction level agnostic
- Separation of behavior, communication and timing
- Re-use TLM peripheral models for multiple design tasks
- Modular and compositional modeling of timing
- Supported by standards based SystemC Modeling Library

## Outline

- TLM-2.0 Standard Overview
- Effective Creation of TLM-2.0 Peripheral Models
- **Creating TLM-2.0 based Virtual Platforms**
  - Loosely Timed virtual platforms for software development
  - Approximately Timed virtual platforms for architecture design

# TLM-2.0 Overview

## TLM Use-Cases

SW Application Development

SW Performance Analysis

Architecture Analysis

Performance Validation

## TLM-2.0 Modeling Styles

Loosely-timed

Single-phase, blocking API

Multi-phase, non-blocking API

Approximately-timed

Blocking interface

DMI

Quantum

Sockets

Generic payload

Extensions


Phases

Non-blocking interface


## TLM-2.0 Mechanisms



# ESL Design Tools




# CoWare Ecosystem



**CoWare**  
The ESL Design Leader

45


# Software Application Development



**CoWare**  
The ESL Design Leader

46


# Software Performance Analysis



## Requirements

- Sufficient simulation speed (1-10% real-time)
- Functional completeness and register accuracy
- Timing accuracy: 80% (interval: ~100k cycles)
- Hardware and software performance analysis views
- External connectivity

SystemC TLM-2.0 based Virtual Platform




**CoWare**  
The ESL Design Leader

47

# A Real SystemC based TLM Platform

- Results based on CoWare's pre-TLM-2.0 SystemC TLM Environment
- Platform originally modeled at PV for Application SW Development
  - 55 unique models (95 instances)
  - Runs the actual, unmodified software for the phone
- Updated platform reuses TLM peripheral models with timing information in the memory sub-system for SW Performance Analysis
  - 4 models within memory sub-system enabled with timing annotation



	Silicon	CoWare VP (at PV)	CoWare VP (w/ PV+T)
Phone OS Booted	2 sec	20 sec	31 sec
GSM Network Registration	8 sec	66 sec	476 sec
Idle execution	1x	3.5x	3.5x
Accuracy	100%	50%	85-99%

**CoWare**  
The ESL Design Leader

48




# Architecture Analysis

- Workload modeling options:
  - Trace-driven File Reader Bus Master
  - Task-graph driven Virtual Processing Unit
- Using partial virtual platforms and non-functional workload models
  - Reduced effort to capture platform
  - Requires profiling information, but porting of real SW not required
  - Ideal for performance optimization of SoC backbone (interconnect/memory)

## Requirements

- Sufficient simulation speed (100-1000 x RTL)
- Cycle-accurate models of critical components
  - Interconnect, memory subsystem
- Same level of configurability as real IP
- Timing accuracy: 95% (interval: 1-10 cycles)
- Hardware performance analysis views

SystemC TLM-2.0 based Virtual Platform



49


# Example: NXP



## ESL Methods for Optimizing a Multi-media Phone Chip


This article describes experiences with the adoption of ESL for optimizing the architecture of a multi-media cellular phone platform.

By Danilo Piergentili, David Coupe, NXP Semiconductors



50

# Performance Validation




- Using complete virtual platforms and cycle-accurate ISSes running real SW
  - Realistic performance results from execution of real SW
  - Modeling effort of cycle-accurate IP can be mitigated by means of RTL co-simulation, Co-emulation, or synthesis of fast SystemC models from RTL using Carbon

## Requirements

- Sufficient simulation speed (50-500 x RTL)
- Cycle-accurate models of critical components
  - Processor, interconnect, memory subsystem
- Functional completeness and register accuracy
- Timing accuracy: 95% (interval: 1-10 cycles)
- Hardware and software performance analysis views

SystemC TLM-2.0 based Virtual Platform



**CoWare**  
The ESL Design Leader

51

# Summary

## What does TLM-2.0 enable for ESL Users?

- Well defined Use-cases, Modeling Styles, and TLM APIs
  - Model interoperability
  - ⇒ Model availability
- High speed simulation for SystemC based Virtual Platforms
  - Temporal decoupling, Direct Memory Interface, synchronization on demand
- Model re-use for multiple ESL design tasks
  - LT models interoperate with and can be refined to AT models
  - LT and AT models can be connected to cycle accurate models by means of transactors

**CoWare**  
The ESL Design Leader

52



# Thank You!