

# Using the new TLM-2.0 Standard for the Creation of Virtual Platforms for ESL Design

Dr. Tim Kogel

Office of the CTO CoWare, Inc.


### **Overview**

#### MP-SoC Trends and Challenges

ESL Design Solutions

- Design Tasks and Requirements
- Enabling technologies






The FSL Design Leader


### **Design Challenges**


24% of projects canceled due to schedule slip
54% of SW designs completed behind schedule
33% of devices miss functionality/performance

80% of effort to correct errors discovered late



**MP-SoC Design Flow Challenges** 





### **Overview**


### MP-SoC Trends and Challenges

### ESL Design Solutions


- Design Tasks and Requirements
- Enabling technologies




## Need virtual platforms for ...



### **Software Application Development**




### **Software Performance Analysis**




### **Architecture Analysis**

- Workload modeling options:
  - Trace-driven File Reader Bus Master
  - Task-graph driven Virtual Processing Unit









### Overview

### MP-SoC Trends and Challenges

- ESL Design Solutions
  - Design Tasks and Requirements
  - Enabling technologies



### Outline

#### TLM-2.0 Standard Overview

- Concepts and APIs
- The Loosely Timed Modeling Style
- The Approximately Timed Modeling Style
- Effective Creation of TLM-2.0 Peripheral Models

Creating TLM-2.0 based Virtual Platforms




Source: OSCI SystemC Community Update, DATE 2007

120 individuals from 27 organizations
 ~20 individuals from ~17 organizations participate regularly in weekly 2-hour teleconference



## **TLM-2.0** Overview



### **Generic Payload**

#### Typical set of memory mapped bus attributes

command	: enum,
address	: uint64,
data	: unsigned char*,
length	: unsigned int,
byte_enable	: unsigned char*,
byte_enable_length	: unsigned int,
streaming_width	: unsigned int,
response_status	: enum,


READ, WRITE, IGNORE byte address pointer to storage number of bytes in the data array species sub-word accesses number of elements in byte\_enable defines a streaming burst INCOMPLETE, OK, ERROR-code

#### Extension mechanism

- Array of pointers to user defined payload extensions
- Defines rules for ignorable and mandatory extensions
- Memory Management
  - Reference counting mechanism
  - Mandatory for AT, optional for LT
- Helper functions for endianness conversion




## **TLM-2.0** Overview




**Blocking Transport** Initiator Target Initiator Target port port port port b\_transport b\_transport Interconnect Initiator Target component tlm\_blocking\_transport\_if { void **b\_transport** (TRANS& trans, sc\_core::sc\_time& t ); }; Simple API, support for timing annotation, addressing all SW related ESL Design tasks




### **Blocking Transport**








CoWare\* The ESL Design Leader




## **The Time Quantum**






Initiator waits when local time exceeds the quantum




### **Temporal Decoupling with Synchronization**






### **Direct Memory Interface**




### **Debug Transport**




The FCI De

## **TLM-2.0** Overview




**Non-Blocking Transport** 






### **Approximately-timed Timing Parameters**

#### TLM 2.0 Base Protocol



### Mapping AT to Real Bus Protocols




#### CoWare The ESL Design Leader

### What are the Limitations?

- Goal of Base Protocol:
  - Mimic performance of real IP with generic AT models
  - Bridge TLM-2.0 with protocol-specific CA models
- Limitations:
  - Base Protocol does not represent the specifics of all protocols
  - E.g. no out-of-order transactions, no interleaving of bursts
- Strategy for refinement
  - Use TLM-2.0 extension mechanism for payload and phases to enhance accuracy
  - Owners of standard protocols (ARM, OCP-IP) are expected to define protocol specific TLM-2.0 extension kits




### TLM-2.0 Standard Sockets






## "Simple" TLM-2.0 Utility Sockets



### **TLM-2.0 Model Interoperability**





### Outline

- TLM-2.0 Standard Overview
- Effective Creation of TLM-2.0 Peripheral Models
   ... using the CoWare SystemC Modeling Library
- Creating TLM-2.0 based Virtual Platforms




lare


### CoWare's SCML Methodology

Bus interface (re-target communication to protocol)	Register interface (re-target algorithm to platform)	Behavior (re-usable algorithm)	
DCP, AMBA, CoreConnect,	Address, access size, burst, Read/write ahead buffer,	Algorithm, Timer, DMA,	
0 1 2 3	C40 map Correlator toard		
	0000 0000 Local bus (external) EPROM 0000 0FFF		
СКЕ	0000 1000		
	0000 1FFF	30PP PRACTICAL DOUNLINK RECEIVER TRYNSMISSION	
	0002 0000 Correlator Group A	D COLEMANT Link Budget Premities	
	0002 8FFF	Booling street of the state of	
CAS	00F FFFF	Konstrine bellings     COX(Presenters     COX(	
	0010 0000 Perghenals (internal) Internal memory and control 0010 00FF	Annu         Description         Construction         Construction <thconstruction< th="">         Construction</thconstruction<>	
ADDR XRAaX XRBb	0010 0100 Reserved	199 29 11 19290 furtho     Transport forest apabination file obscubino/1622.06.cov     transport forest peoidions     Transport forest     Propagation Personnals	
BA0 A	001F FFFF	Coprese sols from the structure 0     Coprese sols from the structure 0     Coprese sols from structure	
	0020 0000 Reserved 002F F7FF	Contraction of the second investors of the second invesecond investors of the second investors of the second investors of	
BA1	002F F800 RAM bit 0 (internal)	Turbo decode interactions 0 Spreading Factor 100 Turbo decode interactions 0 OSF code subtro 100 Turba decode interactions 0 New Code subtro 100 Turba decode interactions 0 New Code subtro 100	
A10/AP (RAa) (RBb)	002F FBFF	DCDH Water and W	
	002F FC00 R44/ bk 1 (internal)		
	005 FFFF 0030 0000 Local memory		
CL=2	0030 0000 Local memory		
PQ	TEFF FFFF	Length 1 0 ITERNITION PARAMETERS TOTAL TARK	
CL=3	8000 0000 Global memory I/O RAM	MLI         2         0         Device         WEI         Prior I         Device         WEI         Prior I         Target BLER         6.1           700         0         0         Device         WEI         Prior I         Target BLER         6.1	
	8003 FFFF	The sector is free states in the states in t	
WE	8004 0000 Correlator group B		
	awa corre		
DQM	FFFF FFFF		

Maximize code reuse through orthogonalization










## **Re-using TLM Peripheral Models**



Supported by standards based SystemC Modeling Library Collars


41


### Outline

- TLM-2.0 Standard Overview
- Effective Creation of TLM-2.0 Peripheral Models
- Creating TLM-2.0 based Virtual Platforms
  - Loosely Timed virtual platforms for software development
  - Approximately Timed virtual platforms for architecture design




## **TLM-2.0** Overview






### **CoWare Ecosystem**






45

### **Software Application Development**



### **Software Performance Analysis**



## A Real SystemC based TLM Platform

- Results based on CoWare's pre-TLM-2.0 SystemC TLM Environment
- Platform originally modeled at PV for Application SW Development
  - 55 unique models (95 instances)
  - Runs the actual, unmodified software for the phone
- Updated platform reuses TLM peripheral models with timing information in the memory sub-system for SW Performance Analysis
  - 4 models within memory sub-system enabled with timing annotation

Phone OS Booted
GSM Network Registration
Idle executior
Accuracy


	Silicon	CoWare VP (at PV)	CoWare VP (w/ PV+T)
Phone OS Booted	2 sec	20 sec	31 sec
GSM Network Registration	8 sec	66 sec	476 sec
Idle execution	1x	3.5x	3.5x
Accuracy	100%	50%	85-99%




### **Architecture Analysis**

#### Workload modeling options:


- Trace-driven File Reader Bus Master
- Task-graph driven Virtual Processing Unit
- Using partial virtual platforms and nonfunctional workload models
  - Reduced effort to capture platform
  - Requires profiling information, but porting of real SW not required
  - Ideal for performance optimization of SoC backbone (interconnect/memory)








### **Performance Validation**



- Using complete virtual platforms and cycle-accurate ISSes running real SW
  - Realistic performance results from execution of real SW
  - Modeling effort of cycle-accurate IP can be mitigated by means of RTL co-simulation, Co-emulation, or synthesis of fast SystemC models from RTL using Carbon
- Cycle-accurate models of critical components
- Functional completeness and register accuracy
- Hardware and software performance analysis views

SystemC TLM-2.0 based Virtual Platform





## Summary

### What does TLM-2.0 enable for ESL Users?

- Well defined Use-cases, Modeling Styles, and TLM APIs
  - Model interoperability
  - $\Rightarrow$  Model availability

#### High speed simulation for SystemC based Virtual Platforms

- Temporal decoupling, Direct Memory Interface, synchronization on demand
- Model re-use for multiple ESL design tasks
  - LT models interoperate with and can be refined to AT models
  - LT and AT models can be connected to cycle accurate models by means of transactors



# **Thank You!**



